It is widely recognized that security issues will play a crucial role in the majority of future computer and communication systems. Central tools for achieving system security are cryptographic algorithms. This contribution proposes arithmetic architectures which are optimized for modern field programmable gate arrays (FPGAs). The proposed architectures perform modular exponentiation with very long integers. This operation is at the heart of many practical public-key algorithms such as RSA and discrete logarithm schemes. We combine a high-radix Montgomery modular multiplication algorithm with a new systolic array design. The designs are flexible, allowing any choice of operand and modulus. The new architecture also allows the use of high radices.
Introduction
It is widely recognized that security issues will play a crucial role in many future computer and communication systems. A central tool for achieving system security are cryptographic algorithms. For performance as well as for physical security reasons it is often required to realize cryptographic algorithms in hardware. Traditional ASIC solutions, however, have the well-known drawback of reduced flexibility compared to software solutions. Since modern security protocols are increasingly defined to be algorithm independent, a high degree of flexibility with respect to the cryptographic algorithms is desirable. A promising solution which combines high flexibility with the speed and physical security of traditional hardware, is the implementation of cryptographic algorithms on reconfigurable devices such as FPGAs and EPLDs. In the case of public-key schemes, algorithm independence can mean not only a change of the actual crypto algorithm but also change of parameters such as bit length, modulus, or exponents. This contribution deals with arithmetic architectures for modular exponentiation with very long integers which is at the heart of most modern public-key schemes. Most notably, both RSA and discrete logarithm-based (e.g., Diffie-Hellman key exchange or the Digital Signature Algorithm, DSA) schemes require modular long number exponentiation.
The challenge at hand is to design such arithmetic architectures for operands with up to 1024 bit on current FPGAs. The very long word lengths prohibit the application of many proposed architectures as they would result in unrealistically large resource requirements. Our goal was to develop a modular exponentiation architecture which is optimized for modern FPGAs, based on a high-radix Montgomery's modular reduction scheme and a novel systolic array architecture. The design should be performance optimized and use considerably fewer logic resources than many other systolic array architectures for modular arithmetic.
As will be shown, we met the stated goals. Our design outperforms all reported software and FPGA implementations of the public-key algorithms listed, and can be realized on a single commercially available FPGA.
This contribution is structured as follows. In Section 2, we summarize some of the previous work on modular exponentiation. Section 3 describes algorithms for modular exponentiation. Section 4 outlines our architecture for modular exponentiation. Section 5 of this contribution shows the timing and area results obtained. In Sections 6 and 7, we compare our results to previous work and draw some conclusions.
Previous Work
the following, we will summarize relevant previous work in the field of modular multiplication. Most presented approaches are based on the algorithm proposed by Peter Montgomery in 1985 [1] , either in conjunction with a redundant radix number system [2, 3, 4, 5] or in a systolic array architecture, e.g. [6] .
In [4] Montgomery's modular multiplication algorithm is adapted for an efficient hardware implementation. A gain in speed results from a faster clock, due to simpler combinatorial logic. Compared to previous techniques, a speed-up factor of two is reported. The Research Laboratory of Digital Equipment Corp. in Paris implemented modular exponentiation architectures on FPGAs [2, 3] . They utilized an array of 16 XILINX 3090 FPGAs. Their design uses several speed-up methods [3] including the Chinese remainder theorem, asynchronous carry completion adder, and a windowing exponentiation method. The problem of using high radices in Montgomery's modular multiplication algorithm is the more complex determination of the quotient. This behavior made a pipelined execution of the algorithm impossible. Reference [5] rewrites the algorithm and avoids thereby any operation involved in the quotient determination. The necessary pre-computation has to be done only once for a given modulus. Our work presented in this contribution extends [5] to reconfigurable hardware and a systolic array architecture.
There have been a number of proposals for systolic array architectures for modular arithmetic. However, no implementations have been reported to our knowledge. Reference [6] describes an architecture based on one row of processing elements and a radix of two. Squarings and multiplications are computed in parallel. The system requires n systolic processing elements for an n-bit modular exponentiation, and the resulting execution time is 2n 2 clock cycles.
A detailed description of the software implementation option of the Montgomery algorithm is provided in [7] . Section 6 lists the fastest software and hardware implementations presented in technical literature and compares them to our architectures.
Preliminaries: Modular Exponentiation
In this section we review a parallel version of the square and multiply algorithm, which is the standard algorithm for exponentiation. Secondly we review a version of Montgomery's modular multiplication algorithm which is well suited for hardware implementations.
Square and Multiply Algorithm
The public-key schemes described in Section 5 are based on modular exponentiation or repeated point addition. Both operations are in their most basic forms done by the following version of the square and multiply algorithm [6] :
, e i ∈ {0, 1}
END FOR
Algorithm 3.1 takes 2n operations in the worst case and 1.5n on average. In this version of the square and multiply algorithm there exists no data dependency between the modular squaring and multiplying operations. Hence, both operations can be performed in parallel.
Montgomery Modular Multiplication
As shown in the previous section, modular exponentiation is reduced to a series of modular multiplications and squaring steps. The algorithm for modular multiplication described below has been proposed by P. L. Montgomery in 1985 [1] . It is a method for multiplying two integers modulo M , while avoiding division by M . The idea is to transform the integers in m-residues and compute the multiplication with these m-residues. Finally we transform back to the normal representation. This approach is only beneficial if we compute a series of multiplications in the transform domain (e.g., modular exponentiation).
In [8] we presented a version of Montgomery's algorithm optimized for a radix two hardware implementation. The version shown below was taken from [5] . It is suitable for high radix hardware implementations of modular exponentiation.
Algorithm 3.2 [5] MONT(A,B):Montgomery Modular Multiplication for computing
A · B mod M , where M = m−1 i=0 (2 k ) i m i , m i ∈ {0, 1 . . . 2 k − 1}; M = (M mod 2 k )M ,M = m i=0 (2 k ) im i ,m i ∈ {0, 1 . . . 2 k − 1}; B = m+1 i=0 (2 k ) i b i , b i ∈ {0, 1 . . . 2 k − 1}; A = m+2 i=0 (2 k ) i a i , a i ∈ {0, 1 . . . 2 k − 1}, a m+2 = 0; A,B < 2M ; 4M < 2 km ; M = −M −1 1. S 0 = 0 2. FOR i = 0 to m + 2 DO 3. q i = (S i ) mod 2 k 4. S i+1 = (S i + q iM )/2 k + a i B
END FOR
The result of Algorithm 3.2 is S m+3 = ABR . We just need to Montgomery multiply the final result by 1 to eliminate that factor.
A New Architecture
In this section we describe our new architecture. The goal was to design a speed efficient architecture using a systolic array which realizes Algorithm 3.2. As target devices we use the Xilinx XC4000 family [9] as this appears to be a good representative of a modern FPGA architecture. An XC4000 CLB consists of three look-up tables, two flip-flops and programmable multiplexers. Two boolean functions of four inputs can be computed in one CLB. Note that Altera, Lucent, and Actel have FPGA families with related architectures and we expect that our design is suitable for those too. For a more detailed description and timing diagrams of the design described in this section refer to [10] . The results of the actual implementation of the architecture will be described in Section 5.
Design Overview
In [8] we described an architecture which was optimized in terms of resource usage and uses a radix of 2. In order to speed-up the design we describe in the following a high radix version of Montgomery's algorithm (3.2) which reduces the amount of cycles per modular multiplication.
One of the major problems when implementing Algorithm 3.2 is computing multiples of B andM in step 4. Reference [5] proposes a multiplexer network. This approach is not suitable for a systolic array implementation into FPGA because of the following reasons:
1. For a radix of 2 2 the multiplexer could be implemented in one CLB per bit length, but already a radix of 2 4 uses more than four CLBs per bit. This would result in unrealistically large CLB counts for secure bit lengths in cryptographic applications.
2. In a systolic array we typically compute k bits per processing element. With a multiplexer solution the internal bit length becomes 2k resulting in twice the cost for adders and registers.
To avoid the doubling of the internal bit length of a unit the following approach which is optimized for the CLB architectures at hand can be taken:
• Pre-compute the multiples of B andM at the beginning of the execution of Montgomery's algorithm and store the results for further use.
• Let the carries of this pre-computations propagate to the units to the left.
If a unit processes k bits, the stored multiples will also have k bits and the internal bit length will not exceed k + 2 bits (addition of 3 operands). The cost is additional 2
and compute 4 bits per processing element. Similar to the approaches in [6] and [8] , we use the square and multiply Algorithm 3.1 and compute squares and multiplications in parallel.
Our design can be divided hierarchically into three levels.
Processing Element Computes four bits of a modular multiplication.
Modular Multiplication An array of processing elements computes a modular multiplication.
Modular Exponentiation
Combines modular multiplications to a modular exponentiation according to Algorithm 3.1.
In the following we describe the system with a bottom-up approach. Figure 1 shows the implementation of a processing element. The B/M Adder does the precomputation of the 15 multiples of B andM . These values are stored into B-RAM andM -RAM. B+M -Adder and S+B+M -Adder add the previous result S i to the relevant multiples of B andM . Additionally we need several registers to store the control word, a i , q i and the result of a modular multiplication. The registers need a total of 14 CLBs, the adders 13 CLBs and the RAM blocks 4 CLBs. The possibility of re-using registers for combinatorial logic allows some savings of CLBs. Thus a processing element utilizes a total of 24 CLBs, which is equal to 6 CLBs per processed bit.
Processing Elements
For a detailed description of the processing elements, please refer to [10] . For a detailed description of a modular multiplication, please refer to [10] . A squaring or multiplication takes 2m + 20 cycles. Figure 3 shows how the array of units is utilized for modular exponentiation. At the heart of our design is a finite state machine (FSM) which is responsible for loading the system parameters, and executing the pre-computation, the exponentiation, and the post-computation as needed in Algorithm 3.1 and Algorithm 3.2. The FSM is clocked at half the clock rate. The same is true for loading and reading the RAM and DP RAM elements. This measure makes sure the maximal propagation time is in the units. Thus the minimal clock cycle time and the resulting speed of a modular exponentiation relates to the effective computation time and not to the computation of overhead.
Modular Exponentiation
The design for modular exponentiation works similarly as described in [8] . Additionally, we need a q-counter and an a-counter for computing multiples ofM and B. The output of the counters (0, 1, · · · , 15) is fed via q i and a i to the address input ofM -RAM and B-RAM while the multiples ofM and B are being computed (see Section 4.2).
A full modular exponentiation is computed in (n + 2)(2m + 20) clock cycles. That is the delay it takes from inserting the first 4 bits of X (Algorithm 3.1) into the device, until the 
Results
this section we present the results of the architecture described in Section 4. As target devices we used the Xilinx XC40250XV, speedgrade -09, 8464 CLBs, for the larger designs (> 5000 CLBs), and the XC40150XV, speedgrade -08, 5184 CLBs, for the smaller designs. The designs were developed in VHDL and synthesized with Synopsis Design Compiler (version 1998.08). The place and route process of the synthesized designs was accomplished with the Xilinx Design Manager tools (version M1.5.9). The timing results were computed by the Xilinx timing analyzer from the placed and routed designs, and verified by the Synopsis VHDL debugger. They were not verified with an actual chip. Note that the Xilinx tools assume the absolute worst possible operating conditions -highest possible operating temperature, lowest possible supply voltage, and worst-case fabrication tolerance for the speed grade of the FPGA [11] .
It is highly relevant to compare our new architecture with a radix 2 Montgomery algorithm implementation on an FPGA. For this reason, we include the fastest results from our earlier study [8] in the tables of this section. Table 1 shows our results in terms of used CLBs (C) and the clock cycle time (T). Operands and exponents have the same bit lengths in all cases. The majority of CLBs is expended in the units, that is 6 CLBs per bit of the modulus. The overhead consists mainly of RAM, DP RAM, counters, registers, and the state machine. Between 300 CLBs for the 160-bit design and 500 CLBs for the 1024-bit design are used for overhead.
Modular Exponentiation
The clock cycle time T in Table 1 is the access delay q i → D out of theM -RAM or a i → D out of the B-RAM plus the delay through the two adders to the registered carry in S Reg, plus the setup time of the flip-flop (see Figure 1) . We compare this delay to the optimal cycle time calculated by the Xilinx timing analyzer; for the smaller designs (160-512 bits) the delay with optimal routing is 14.7 ns, for the larger designs 15.7 ns. The larger designs were implemented in larger FPGA devices featuring different delay specifications. Otherwise we expected the same cycle times for all designs as the difference between designs lies in the amount of units. The additional routing delay is about 30% above the optimal propagation delay. Table 2 shows our results for a full length modular exponentiation, i.e., an exponentiation where base, exponent, and modulus have all the same bit length. A full modular exponen-tiation with an n bit exponent and an m digit modulus is computed in 2 · (n + 2)(m + 10) clock cycles.
Application to RSA
RSA was proposed by Rivest, Shamir and Adleman [12] in 1978. The private key of a user consists of two large primes p and q and an exponent D. The public key consists of the modulus M = p × q and an exponent E such that [8] , and k = 4 in the design presented in this contribution. For decryption we apply the Chinese remainder theorem [14] . We either decrypt m bits with an m/2 bit architecture serially, or with two m/2 bit architectures in parallel. The first approach uses only half as many resources, the latter is almost twice as fast. We lose a little time here because of the slower delay specifications of the larger devices. 
Comparison to Previously Reported Implementations
We compared our fastest RSA 512/1024 bit designs of Table 4 to the fastest soft-and hardware solutions we found in the literature [2, 3, 15] . Our 0.8 ms decryption time is about 11 times faster than the 512 bit software implementation (9.1 ms) on a 150MHz Alpha [3] . The fastest 1024 bit software implementation [15] of 43.3 ms running on a PPro-200 based PC is about 14 times slower than our best result (3.1 ms).
Most reported hardware implementations of modular arithmetic are somewhat dated, making a fair comparison difficult. It is nevertheless interesting to look at previously reported performances. The fastest reported FPGA design [2] (1.7 ms for a 512 bit modulus and 5.2 ms for a 970 bit modulus) is a factor 2.1/1.8 slower than ours, which requires 2.8 ms for a 970 bit modulus. It is possible, though, that their solution upgraded to currently available FPGA technology, would run considerably faster. A drawback of the solution in [2] is, however, that the binary representation of the modulus is hardwired into the logic representation so that the architecture has to be reconfigured with every new modulus. The user of such an implementation needs to own the full development tools for synthesis, placing and routing of FPGAs, if RSA with different moduli should be executed. Our design stores the modulus, the exponent and the pre-computation factor in registers and RAM.
Conclusions
A modular exponentiation architecture was derived that combines a high radix version of Montgomery's algorithm with a novel systolic array architecture. The design was optimized for modern FPGAs. For an optimal speed area trade-off a radix of 16 was chosen. We showed that it is possible to implement 1024-bit modular exponentiation on a single commercially available FPGA. 1024-bit RSA is performed in 3.1 ms using a clock rate of 45.6 MHz and an area of 6826 CLB's on a Xilinx XC40250XV, speedgrade -09. These performances are better than all previously reported implementations presented in technical literature.
